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The research conducted until 08/14/06 has led to the implementation of the MELISSES continuous per-
formance profiler. More specifically, we have designed, implemented, robustified and released PACMAN
(available at http://www.cs.wm.edu/pacman), an implementation of our continuous profiler which provides
accurate hardware event counters on a thread-local basis, at sub-microsecond granularity on Intel Hyper-
threaded processors. PACMAN has been used to implement a number of performance and power-related
optimizations for multithreaded codes running on layered parallel architectures.
The first successful demonstration of MELISSES capabilities was a profile-driven parallelization scheme
for multithreaded codes, in each parallel regions was parallelized individually using either speculative pre-
computation with helper threads, or non-speculative thread-level parallelization. Regions that exhibit ample
instruction-level parallelism with low memory access rates are parallelized with conventional TLP methods,
whereas regions with limited instruction-level parallelism and high memory access rates are not parallelized.
They are executed instead with speculative precomputation, which preexecutes long-latency memory ac-
cesses. MELISSES assists in locating the critical memory accesses that are responsible for most of memory
latency and are offloaded for precomputation on helper threads. Runtime mechanisms and schemes for com-
bining TLP with speculative precomputation via the use of MELISSES were presented in publications [6].
Another relevant publication [8] addressed the problem of devising effective speculative precomputation
schemes for floating point scientific codes.
The design and implementation of PACMAN is discussed in [1]. Recently, we deployed MELISSES
and our continuous monitoring technology to achieve simultaneous optimization of performance and power
on layered multicore platforms. The results of this work appear in [3, 2, 4]. The distinguishing aspect of
this work is that it is the first to demonstrate concurrent improvement of both power and performance on a
high-end computing platform. Using MELISSES and runtime scalability predictors, a technology we devel-
oped from scratch to accurately characterize and predict power and performance in phases of multithreaded
code using non-linear regression, we have been able to improve performance by 22% on average, while
reducing energy consumption by 26% on average, on Intel platforms with up to 8 cores distributed between
4 processors. More specifically, MELISSES isolates phases of multithreaded execution delimited by loops
and function calls, characterizes each phase in terms of scaling at all layers of a parallel architecture (includ-
ing the processor layer, the core layer within processors and the thread layer within cores), and locates an
execution sweet sport for each phase, in which maximum scalability is retained while the system deactivates
threads, cores or entire processors to reduce power consumption.
We have used a module of MELISSES which conducts statistical analysis of memory references, to
monitor cache access behavior in the SimICS multiprocessor simulator. This monitoring module has been
used to derive dynamic data re-mapping algorithms for large L2 caches [7]. In a continuation of this work,
we are using MELISSES on SimICS, to implement speculative precomputation schemes that reduce remote
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memory access latency on layered parallel architectures with non-uniform memory access latency both
across processors and within the processor memory hierarchy. The intent of this effort is to overcome the
limitations of traditional data distribution and dynamic data migration schemes, while these schemes attempt
to reduce remote memory accesses to pages shared actively by multiple processors.
MELISSES has stimulated research on architectural and operating system support for hardware perfor-
mance monitors. In a recent position paper [5], we outline MELISSES and how the ideas therein can be
extended towards developing hardware monitors with multiple event accounting contexts and capabilities
for multidimensional performance, power and temperature characterization on multicore processors.
We are in the process of porting MELISSES to AMD Opteron Dual-Core Socket-F processors. The
AMD Opteron port will enable us to stress-test MELISSES and its capabilities for simultaneous optimization
of performance, power and temperature on multicore platforms, using two power-aware clusters currently
under construction.
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